Sigma-delta ADC on SOI technology for working at high temperatures

Alexander S. Korotkov; Dmitry V. Morozov; Mikhail M. Pilipko; Mikhail S. Yenuchenko

doi:10.3103/S0735272720110035

Authors

Alexander S. Korotkov Peter the Great Saint Petersburg Polytechnic University, Russian Federation https://orcid.org/0000-0001-8407-6528
Dmitry V. Morozov Peter the Great Saint Petersburg Polytechnic University, Russian Federation https://orcid.org/0000-0003-3403-0120
Mikhail M. Pilipko Peter the Great Saint Petersburg Polytechnic University, Russian Federation https://orcid.org/0000-0003-3813-6846
Mikhail S. Yenuchenko Peter the Great Saint Petersburg Polytechnic University, Russian Federation https://orcid.org/0000-0002-5301-3871

DOI:

https://doi.org/10.3103/S0735272720110035

Keywords:

analog-to-digital converter, sigma-delta ADC, high temperature, digital-to-analog converter, dynamic element matching, silicon-on-insulator, integrated circuit, digital filter, switched-capacitor circuits

Abstract

We consider the integrated circuit design and the measurement results of test crystals for the 12-bit sigma-delta analog-to-digital converter (ADC) based on 180 nm silicon-on-insulator (SOI) technology from X-FAB. The ADC processes input signals in the frequency range up to 100 kHz in the temperature range of –40…+175 °C with the supply voltage equal to 3.3 V and the modulator clock frequency equal to 10 MHz. The circuit consists of the 5-th order switched-capacitor low-pass pre-filter to limit the input signal spectrum, the cascade connection of the second order sigma-delta modulators, and the digital decimation filter to reduce the clock frequency by 48 times. The main blocks of cutoff filter and modulator are assembled according to the balanced scheme on integrators based on operational transconductance amplifiers with the unity gain bandwidth of 63 MHz. The dynamic element matching circuit is used to expand the dynamic range of converter. It reduces the level of nonlinear distortions in digital-to-analog converters in the feedback circuits of modulator. The value of the SINAD parameter is not worse than 68 dB for converting the signal with the differential amplitude equal to 500 mV at the frequency of 100 kHz.

References

A. Korotkov, D. Morozov, M. Pilipko, I. Piatak, D. Budanov, “Analog-to-digital converters for wireless communication systems: design experience,” Electron. Sci. Technol. Bus., no. 2, pp. 40–47, 2016, uri: https://www.electronics.ru/journal/article/5133.

V. S. Golub, “Sigma-delta modulator: Refinement of equivalent circuit and transfer function,” Radioelectron. Commun. Syst., vol. 53, no. 6, pp. 324–332, 2010, doi: https://doi.org/10.3103/S0735272710060063.

A. S. Benediktov, N. A. Shelepin, P. V. Ignatov, A. A. Mikhailov, A. G. Potupchik, “Investigating the dynamic characteristics of high-temperature SOI CMOS VLSIC elements,” Russ. Microelectron., vol. 47, no. 3, pp. 197–200, 2018, doi: https://doi.org/10.1134/S1063739718030022.

J. Pathrose, C. Liu, K. T. C. Chai, Y. Ping Xu, “A time-domain band-gap temperature sensor in SOI CMOS for higherature applications,” IEEE Trans. Circuits Syst. II Express Briefs, vol. 62, no. 5, pp. 436–440, 2015, doi: https://doi.org/10.1109/TCSII.2014.2386231.

M. Malits, I. Brouk, Y. Nemirovsky, “Temperature sensing circuits in CMOS-SOI technology,” in 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017, 2017, vol. 2017-Novem, pp. 1–5, doi: https://doi.org/10.1109/COMCAS.2017.8244788.

L. Pedala, U. Sonmez, F. Sebastiano, K. A. A. Makinwa, K. Nagaraj, J. Park, “An oxide electrothermal filter in standard CMOS,” in 2016 IEEE SENSORS, 2016, pp. 1–3, doi: https://doi.org/10.1109/ICSENS.2016.7808512.

H. Shan, J. Peterson, M.-S. Tsai, Y. Tang, N. J. Conrad, S. Mohammadi, “A low power CMOS temperature sensor frontend for RFID tags,” in 2018 IEEE 18th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2018, pp. 15–18, doi: https://doi.org/10.1109/SIRF.2018.8304217.

F. Gerfers, N. Lotfi, E. Wittenhagen, H. Ghafarian, Y. Tian, M. Runge, “Body-Bias Techniques in CMOS 22FDX® for Mixed-Signal Circuits and Systems,” in 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2019, pp. 466–469, doi: https://doi.org/10.1109/ICECS46596.2019.8964676.

A. S. Korotkov, M. M. Pilipko, D. V. Morozov, J. Hauer, “Delta-sigma modulator with a 50-MHz sampling rate implemented in 0.18-μm CMOS technology,” Russ. Microelectron., vol. 39, no. 3, pp. 210–219, 2010, doi: https://doi.org/10.1134/S106373971003008X.

J. M. de la Rosa, R. Schreier, K.-P. Pun, S. Pavan, “Next-Generation Delta-Sigma Converters: Trends and Perspectives,” IEEE J. Emerg. Sel. Top. Circuits Syst., vol. 5, no. 4, pp. 484–499, 2015, doi: https://doi.org/10.1109/JETCAS.2015.2502164.

B. Razavi, “The Delta-Sigma Modulator [A Circuit for All Seasons],” IEEE Solid-State Circuits Mag., vol. 8, no. 2, pp. 10–15, 2016, doi: https://doi.org/10.1109/MSSC.2016.2543061.

M. Sonika, D. D. Neema, R. N. Patel, “Designs of multi-bit sigma delta modulator,” Radioelectron. Commun. Syst., vol. 59, no. 6, pp. 237–243, 2016, doi: https://doi.org/10.3103/S0735272716060017.

A. S. Kozlov, M. M. Pilipko, “A Second-order Sigma-delta Modulator with a Hybrid Topology in 180nm CMOS,” in 2020 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus), 2020, pp. 144–146, doi: https://doi.org/10.1109/EIConRus49466.2020.9039246.

G. Jovanovic Dolecek, J. R. Garcia Baez, M. Laddomada, “Design of Efficient Multiplierless Modified Cosine-Based Comb Decimation Filters: Analysis and Implementation,” IEEE Trans. Circuits Syst. I Regul. Pap., vol. 64, no. 5, pp. 1051–1063, 2017, doi: https://doi.org/10.1109/TCSI.2017.2653720.

Q. Huang, P. Wan, X. Xie, C. Wang, L. Su, Z. Chen, “Digital Filter Design of A High Resolution Audio Sigma-delta ADC,” in 2018 12th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID), 2018, pp. 208–211, doi: https://doi.org/10.1109/ICASID.2018.8693141.

D. V. Morozov, M. M. Pilipko, D. O. Budanov, M. S. Yenuchenko, “Operational transconductive amplifier with differential output,” RU Patent, 2019.

R. T. Baird, “Linearity Enhancement of Multibit ΔΣ A/D and D/A Converters Using Data Weighted Averaging,” IEEE Trans. Circuits Syst. II Analog Digit. Signal Process., vol. 42, no. 12, pp. 753–762, 1995, doi: https://doi.org/10.1109/82.476173.

V. O’Brien, B. Mullane, “High Order Mismatch Shaping for Low Oversampling Rates,” IEEE Trans. Circuits Syst. II Express Briefs, vol. 67, no. 1, pp. 42–46, 2020, doi: https://doi.org/10.1109/TCSII.2019.2904180.

J. R. Shakya, G. C. Temes, “Efficient Calibration of Feedback DAC in Delta Sigma Modulators,” IEEE Trans. Circuits Syst. II Express Briefs, vol. 67, no. 5, pp. 826–830, 2020, doi: https://doi.org/10.1109/TCSII.2020.2984025.

V. I. Slyusar, M. Bondarenko, “Methods for estimating the ADC jitter in noncoherent systems,” Radioelectron. Commun. Syst., vol. 54, no. 10, pp. 536–545, 2011, doi: https://doi.org/10.3103/S0735272711100037.

W. Kester, The Data Conversion Handbook. Oxford: Newnes, 2005, uri: https://www.analog.com/en/education/education-library/data-conversion-handbook.html#.