DOI: https://doi.org/10.3103/S0735272716050022
Open Access Open Access  Restricted Access Subscription Access
3-D view of the seven-terminal transformer

Modeling of the seven-terminal transformer implemented in the LTGC-QO

Minglin Ma, Yuan Chen, Xiangliang Jin, Zhijun Li, Chengwei Li, Xue Zhang

Abstract


In this paper a seven-terminal transformer has been designed. We have suggested its equivalent-circuit model. This transformer has a primary coil with a center tap and two secondary coils. Based on this transformer, a low-cost transformer-based gate-coupled quadrature oscillator (LTGC-QO) using 0.18 μm CMOS technology has been developed. The LTGC-QO consumes 7 mW at 1 V power supply. The simulated phase noise at 1 MHz offset is –116.3 dBc/Hz. The chip area is 400×500 mm.

Keywords


low cost device; transformer-based device; oscillator; quadrature oscillator

Full Text:

PDF

References


ROFOUGARAN, A.; RAEL, J.; ROFOUGARAN, M.; ABIDI, A. A 900 MHz CMOS LC-oscillator with quadrature outputs. Proc. of IEEE 42nd Int. Conf. on Solid-State Circuits, ISSCC, 10 Feb. 1996, San Francisco, CA, USA. IEEE, 1996, p.392-393, DOI: http://dx.doi.org/10.1109/ISSCC.1996.488731.

SHEN, YI; TSANG, K.F.; LEE, WAH CHING; HUNG, FAAN HEI; TRIANTIS, I.F.; XUAN, KAI. Design of low-phase-noise CMOS transformer-based gate-coupled quadrature VCO. Electron. Lett., Mar. 2014, v.50, n.6, p.434-436, DOI: http://dx.doi.org/10.1049/el.2014.0093.

LI, ZHENBIAO; O, K.K. A low-phase-noise and low-power multiband CMOS voltage-controlled oscillator. IEEE J. Solid-State Circuits, Jun. 2005, v.40, n.6, p.1296-1302, DOI: http://dx.doi.org/10.1109/JSSC.2005.848031.

WANG, SHEN; CHAWLA, V.; HA, DONG SAM; KIM, BEOMSUP. Low-voltage low-power 1.6 GHz quadrature signal generation through stacking a transformer-based VCO and a divide-by-two. IEEE Trans. Circuits Syst. I: Regular Papers, Dec. 2012, v.69, n.12, p.2901-2910, DOI: http://dx.doi.org/10.1109/TCSI.2012.2206434.

SHIRAMIZU, N.; MASUDA, T.; NAKAMURA, T.; WASHIO, K. Scalable transformer model based on ladder topological equivalent circuit for Si RFICs. Proc. of Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, SiRF, 11-13 Jan. 2010, New Orleans, LA. IEEE, 2010, p.12-15, DOI: http://dx.doi.org/10.1109/SMIC.2010.5422954.

GAO, WEI; JIAO, CHAO; LIU, TAO; YU, ZHIPING. Scalable compact circuit model for differential spiral transformers in CMOS RFICs. IEEE Trans. Electron Devices, Sept. 2006, v.53, n.9, p.2187-2194, DOI: http://dx.doi.org/10.1109/TED.2006.880230.

MAYEVSKIY, Y.; WATSON, A.; FRANCIS, P.; HWANG, KYUWOON; WEISSHAAR, A. A new compact model for monolithic transformers in silicon-based RFICs. IEEE Microwave Wireless Compon. Lett., Jun. 2005, v.15, n.6, p.419-421, DOI: http://dx.doi.org/10.1109/LMWC.2005.850558.

EL-GHARNITI, OUAIL; KERHERVE, E.; BEGUERET, J.-B. El-Gharniti O. Modeling and characterization of on-chip transformers for silicon RFIC. IEEE Trans. Microwave Theory Tech., Apr. 2007, v.55, n.4, p.607-615, DOI: http://dx.doi.org/10.1109/TMTT.2007.893647.







© Radioelectronics and Communications Systems, 2004–2020
When you copy an active link to the material is required
ISSN 1934-8061 (Online), ISSN 0735-2727 (Print)
tel./fax +38044 204-82-31, 204-90-41