

Economic Modelling and Implementation of Test Signal Generator for Characterization of Continuous Time Sigma-Delta Analog-to-Digital Converter

Anil Kumar Sahu^{1*}, Vivek Kumar Chandra^{2**}, and G. R. Sinha^{3***}

¹*FET, SSGI, Bhilai, India*

²*Chhatrapati Shivaji Institute of Technology, Durg, India*

³*International Institute of Information Technology, Bangalore, India*

*ORCID: [0000-0002-8193-2146](https://orcid.org/0000-0002-8193-2146), e-mail: anilsahu82@ssgi.edu.in

**e-mail: vivekchandra@csitdurg.in

***e-mail: drgrsinha@ieee.org

Received August 17, 2017

Revised April 25, 2019

Accepted April 25, 2019

Abstract—Now there is a tremendous growth in the specific applications positively related to wireless communications, which poses the specific requirement for mixed-signal integrated circuits. When these independent circuits are used in the unique design of ADC and DAC practical applications, the considerable complexity of the testing increases. BIST is a precisely conventional technique which typically reduces this considerable complexity and prevents functional dependence on high-cost test equipment ATE. Moreover, in Built-In-self-Test (BIST), the output response analyzer (ORA) is the most significant component of architecture of continuous time (CT) sigma-delta analog-to-digital converter (ADC). There are numerous techniques of ORA used for accurate determining the design parameters like integral non-linearity (INL), differential non-linearity (DNL), signal-to-noise ratio (SNR). In this paper, the prime focus is primarily on the modern CORDIC technique which is used as ORA. For the modelling and accurate simulation of this technique Matlab simulink and CADENCE VIRTUOSO EDA tool environment software are properly implemented. A Coordinate Rotation Digital Computer (CORDIC) reduces the design complexity of the independent circuit. The design of ADC can be improved tremendously by typically using BIST. This paper focuses on the system level modelling of test stimulus generator (TSG) and its simulation for accurate characterization of high-resolution sigma-delta ADC. The successful implementation is carefully tested on Matlab simulink tool environment. The auto-testing external test equipment is required to test the integrated structures. TSG is implemented and it helps in extracting of statics and transmission parameters required for characterization of CT sigma-delta ADC.

DOI: 10.3103/S0735272719050066

1. INTRODUCTION

The COordinate Rotating DIgital Computer (CORDIC) algorithm is typically organized in computerized PC (CORDIC) calculation, which is carried out to show the vector revolution in the numerous advanced signal adequately preparing digital signal applications in an outstanding number juggling manner. However, the vast number of considerable emphases is a notorious weakness of this complex calculation for its speed exhibit.

Numerous scientists propose plans to reduce the quantity of considerable emphasis. Moreover, in carefully executing the current CORDIC calculation, the vector is generally extended with purpose of additional scaling capacities that are required to achieve the standardized yield. In this manner, it can diminish the aggregate number of considerable emphases essentially keeping in mind the end goal of enhanced speed execution [1].

2. RELATED WORKS

To accurately predict rotation guidelines, classic CORDIC repetition is typically required for less than 1/3 of initial rotational states. The remaining running directions can be counted in parallel and the same

CONFLICT OF INTEREST

The authors declare that they have no conflict of interest.

ADDITIONAL INFORMATION

The initial version of this paper in Russian is published in the journal "Izvestiya Vysshikh Uchebnykh Zavedenii. Radioelektronika," ISSN 2307-6011 (Online), ISSN 0021-3470 (Print) on the link <http://radio.kpi.ua/article/view/S0021347019050066> with DOI: [10.20535/S0021347019050066](https://doi.org/10.20535/S0021347019050066).

REFERENCES

1. C.-H. Lin, A.-Y. Wu, "Mixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for high-performance vector rotational DSP applications," *IEEE Trans. Circuits Systems I: Regular Papers* **52**, No. 11, 2385 (2005). DOI: [10.1109/TCSI.2005.853908](https://doi.org/10.1109/TCSI.2005.853908).
2. K. Maharatna, K. El-Shabrawy, B. Al-Hashimi, "Reduced Z-datapath CORDIC rotator," *Proc. of IEEE Int. Symp. on Circuits and Systems*, 18-21 May 2008, Seattle, USA (IEEE, 2008), pp. 3374-3377. DOI: [10.1109/ISCAS.2008.4542182](https://doi.org/10.1109/ISCAS.2008.4542182).
3. Y. H. Hu, "The quantization effects of the CORDIC algorithm (coordinate rotation digital computer)," *Proc. of Int. Conf. on Acoustics, Speech, and Signal Processing*, 11-14 1988, New York, USA (IEEE, 1988), pp. 1822-1825. DOI: [10.1109/ICASSP.1988.196976](https://doi.org/10.1109/ICASSP.1988.196976).
4. C.-S. Peng, Y.-S. Chuang, K.-A. Wen, "CORDIC-based architecture with channel state information for OFDM baseband receiver," *IEEE Trans. Consumer Electronics* **51**, No. 2, 403 (2005). DOI: [10.1109/TCE.2005.1467979](https://doi.org/10.1109/TCE.2005.1467979).
5. D. C. Kar, V. V. B. Rao, "A CORDIC-based unified systolic architecture for sliding window applications of discrete transforms," *IEEE Trans. Signal Processing* **44**, No. 2, 441 (1996). DOI: [10.1109/78.485943](https://doi.org/10.1109/78.485943).
6. C. P. De Souza, F. M. de Assis, R. C. S. Freire, "A new architecture of test response analyzer based on the Berlekamp-Massey algorithm for BIST," *IEEE Trans. Instrum. Meas.* **59**, No. 12, 3168 (2010). DOI: [10.1109/TIM.2010.2047171](https://doi.org/10.1109/TIM.2010.2047171).
7. H.-W. Ting, I.-J. Chao, Y.-C. Lien, S.-J. Chang, B.-D. Liu, "A low-cost output response analyzer circuit for ADC BIST," *Proc. of IEEE Circuits and Systems Int. Conf. on Testing and Diagnosis*, 28-29 Apr. 2009, Chengdu, China (IEEE, 2009), pp. 1-4. DOI: [10.1109/CAS-ICTD.2009.4960751](https://doi.org/10.1109/CAS-ICTD.2009.4960751).
8. C. P. De Souza, F. M. de Assis, R. C. S. Freire, "Circuit testing using the principles of self-nonsel self discrimination," *IEEE Trans. Instrum. Meas.* **57**, No. 9, 1978 (2008). DOI: [10.1109/TIM.2008.919002](https://doi.org/10.1109/TIM.2008.919002).
9. H. Kim, K.-S. Lee, "Sigma-delta ADC characterization using noise transfer function pole-zero tracking," *Proc. of IEEE Int. Test Conf.*, 21-26 Oct. 2006, Santa Clara, USA (IEEE, 2006), pp. 1-9. DOI: [10.1109/TEST.2007.4437654](https://doi.org/10.1109/TEST.2007.4437654).
10. P. Arpaia, F. Cennamo, P. Daponte, H. Schumny, "Modeling and characterization of sigma-delta analog-to-digital converters," *IEEE Trans. Instrum. Meas.* **52**, No. 3, 978 (2003). DOI: [10.1109/TIM.2003.809106](https://doi.org/10.1109/TIM.2003.809106).
11. L. Michaeli, J. Saliga, "Error models of the analog to digital converters," *Meas. Sci. Rev.* **14**, No. 2, 62 (2014). DOI: [10.2478/msr-2014-0010](https://doi.org/10.2478/msr-2014-0010).
12. C. R. Parkey, D. B. Chester, M. T. Hunter, W. B. Mikhael, "Simulink modeling of analog to digital converters for post conversion correction development and evaluation," *Proc. of IEEE 54th Int. Midwest Symp. on Circuits and Systems*, MWSCAS, 7-10 Aug. 2010, Seoul, South Korea (IEEE, 2010), pp. 1-4. DOI: [10.1109/MWSCAS.2011.6026634](https://doi.org/10.1109/MWSCAS.2011.6026634).
13. R. Schreier, S. Pavan, G. C. Temes, "Circuit design for discrete-time delta-sigma ADCs," in: *Understanding Delta-Sigma Data Converters* (Wiley-IEEE Press, 2017), pp. 584-590. DOI: [10.1002/9781119258308.ch7](https://doi.org/10.1002/9781119258308.ch7).
14. T. Chen, D. Chen, "Ultrafast stimulus error removal algorithm for ADC linearity test," *Proc. of IEEE 33rd VLSI Test Symp.*, VTS, 27-29 Apr. 2015, Napa, USA (IEEE, 2015), pp. 1-5. DOI: [10.1109/VTS.2015.7116249](https://doi.org/10.1109/VTS.2015.7116249).
15. J. Aymerich, M. Dei, L. Terés, F. Serra-Graells, "Design of a low-power potentiostatic second-order CT delta-sigma ADC for electrochemical sensors," *Proc. of 13th Conf. on Ph.D. Research in Microelectronics and Electronics*, PRIME, 12-15 Jun. 2017, Giardini Naxos, Italy (IEEE, 2017), pp. 105-108. DOI: [10.1109/PRIME.2017.7974118](https://doi.org/10.1109/PRIME.2017.7974118).

16. A. El-Rachini, H. Chible, G. Nicola, M. Barbaro, L. Raffo, "Behavioural models for analog to digital conversion architectures for deep submicron technology nodes," *Proc. of 25th Int. Conf. on Microelectronics*, ICM, 15-18 Dec. 2013, Beirut, Lebanon (IEEE, 2013), pp. 1-4. DOI: [10.1109/ICM.2013.6734973](https://doi.org/10.1109/ICM.2013.6734973).
17. B. Sahoo, V. Saxena, K. S. Bhatia, "Tutorial 4B: ADC design - from system architecture to transistor level design," *Proc. of 29th IEEE Int. System-on-Chip Conf.*, SOCC, 6-9 Sept. 2016, Seattle, USA (IEEE, 2016), pp. 1-4. DOI: [10.1109/SOCC.2016.7905414](https://doi.org/10.1109/SOCC.2016.7905414).
18. A. K. Tripathi, R. Singhal, A. Verma, "Analysis of the system level design of a 1.5 bit/stage pipeline ADC," *Proc. of Fourth Int. Conf. on Advanced Computing & Communication Technologies*, 8-9 Feb. 2014, Rohtak, India (IEEE, 2014), pp. 89-94. DOI: [10.1109/ACCT.2014.96](https://doi.org/10.1109/ACCT.2014.96).
19. N. Marker-Villumsen, I. H. H. Jorgensen, E. Bruun, "Low power continuous-time delta-sigma ADC with current output DAC," *Proc. of 2015 European Conf. on Circuit Theory and Design*, ECCTD, 24-26 Aug. 2015, Trondheim, Norway (IEEE, 2015), pp. 1-4. DOI: [10.1109/ECCTD.2015.7300096](https://doi.org/10.1109/ECCTD.2015.7300096).
20. P. A. H. Vardhini, "Analysis of integrator for continuous time digital sigma delta ADC on Xilinx FPGA," *Proc. of Int. Conf. on Electrical, Electronics, and Optimization Techniques*, ICEEOT, 3-5 Mar. 2016, Chennai, India (IEEE, 2016). DOI: [10.1109/ICEEOT.2016.7755184](https://doi.org/10.1109/ICEEOT.2016.7755184).
21. J. E. Volder, "Binary computation algorithms for coordinate rotation and function generation," *Convair Report*, IAR-1 148, Aeroelectronics Group (June 1956).