

---

---

# Enhanced Static Noise Margin and Increased Stability SRAM Cell with Emerging Device Memristor at 45-nm Technology<sup>1</sup>

Shalini Singh\* and Vishwas Mishra\*\*

*ITM University, Gwalior, India*

\*e-mail: [Shalini.sportive@gmail.com](mailto:Shalini.sportive@gmail.com)

\*\*e-mail: [vishwas9617692128@gmail.com](mailto:vishwas9617692128@gmail.com)

Received in final form March 16, 2018

**Abstract**—Very Large Scale Integrated (VLSI) technology has conquered a momentous transformation and adaption. The glory of achieving these platforms goes to aspect ratio shrinking. Not only the dimensions are scaling down, but the revolution is forcing the designers to switch all circuits from one device level to another emerging devices. In this conflict, memristors are capable of making their roots stronger in VLSI domain as compared to other emerging devices. In this paper it is presented the research of static noise margin, highlighting the new fidelity issue i.e. the noise that has great impact on retention voltage of SRAM cell and this effect in memristive cell is less as compared to conventional 7T SRAM cell. Simulations and results have been performed and obtained from 7T SRAM and memristive 7T SRAM cell at 45 nm technology. In this paper, impact of the cell and pull-up ratio with their comparisons is also discussed.

**DOI:** 10.3103/S0735272718050035

## 1. INTRODUCTION

Complementary Metal Oxide Semiconductor (CMOS technology) is facing dreadful challenges at channel length below 45 nm. These challenges are surfacing as sub-threshold leakage current, hot carrier effects, device mismatch and carrier mobility degradation. In conflict to this multiple gate transistor conquered these bulk CMOS issues. It is luminous that forthcoming technology materials should display higher stability, mobility, scalability and reduced short channel effects with respect to process variations.

Memristor is very promising device in minds of designers as it comprises of most desired features. It is compact, consumes less area, low power and low leakage. In addition to these advantages, it also makes system non-volatile as memristor has non-volatile nature i.e. it is able to retain data even when power supply is removed. There is a great demand to search the potential of rising technology by designing circuits with memristors (Fig. 1) and comparing their performance with existing technologies i.e. CMOS technology.

A physical memristor consists of two platinum electrodes, and the resistance of this device depends on the polarity, magnitude and length. When the voltage is turned off, the resistance remains as it did just before it was turned off. This makes the memristor a nonvolatile memory device.

In Fig. 2 two terminal memristor utilize titanium dioxide as the resistive material. In other memristors, silicon dioxide material can be used. However, titanium dioxide works better. When a voltage is applied across the two terminals, as shown above, the oxygen atoms in the material disperse towards left or right. And then, the material will become thinner or thicker depending on the polarity of the voltage, thus causing a change in the resistance. All the parameters of transistor and memristor are calculated with the help of Cadence tool at 45 nm technology.

Due to contentious scaling in memory device dimensions, supply voltages and process variations put cardinal challenges to forthcoming memory designs and high performance of circuits [1–3]. Currently, it has been proposed to replace CMOS based devices in SRAM with memristors based SRAMs. These memristive

---

<sup>1</sup> This work was supported by ITM University (Gwalior) in collaboration with Cadence Design System (Bangalore).

## REFERENCES

1. K. A. Bowman, S. G. Duvall, J. D. Meindl, "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration," *IEEE J. Solid-State Circuits* **37**, No. 2, 183 (Feb. 2002). DOI: [10.1109/4.982424](https://doi.org/10.1109/4.982424).
2. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, V. De, "Parameter variations and impact on circuits and microarchitecture," *Proc. of 40th Annual Design Automation Conf.*, 2-6 Jun. 2003, Anaheim, CA, USA (ACM, 2006), pp. 338-342. DOI: [10.1145/775832.775920](https://doi.org/10.1145/775832.775920).
3. T. Karnik, V. De, S. Borkar, "Statistical design for variation tolerance: key to continued Moore's law," *Proc. of Int. Conf. on Integrated Circuit Design and Technology*, 17-20 May 2004, Austin, TX, USA (IEEE, 2004), pp. 175-176. DOI: [10.1109/ICICDT.2004.1309939](https://doi.org/10.1109/ICICDT.2004.1309939).
4. S. Doyle, S. Ramaswamy, T. Hoang, L. Rockett, T. Grembowski, A. Bumgarner, "High performance radiation hardened static random access memory (SRAM) design for space applications," *Proc. of IEEE Aerospace Conf.*, 6-13 Mar. 2004, Big Sky, MT, USA (IEEE, 2004), pp. 2284-2293. DOI: [10.1109/AERO.2004.1368022](https://doi.org/10.1109/AERO.2004.1368022).
5. L. Chua, "Memristor-The missing circuit element," *IEEE Trans. Circuit Syst.* **18**, No. 5, 507 (1971). DOI: [10.1109/TCT.1971.1083337](https://doi.org/10.1109/TCT.1971.1083337).

6. D. B. Strukov, G. S. Snider, D. R. Stewart, R. Stanley Williams, "The missing memristor found," *Nature* **453**, 80 (2008). DOI: [10.1038/nature06932](https://doi.org/10.1038/nature06932).
7. M. Itoh, L. O. Chua, "Memristor oscillators," *Int. J. Bifurcation Chaos* **18**, No. 11, 3183 (2008). DOI: [10.1142/S0218127408022354](https://doi.org/10.1142/S0218127408022354).
8. Debasis Mukherjee, Hemanta Kr. Mondal, B. V. R. Reddy, "Static noise margin analysis of SRAM cell for high speed application," *Int. J. Computer Science Issues* **7**, No. 5, 175 (Sept. 2010). URI: <https://www.ijcsi.org/papers/7-5-175-180.pdf>.
9. A. P. Chandrakasan, S. Sheng, R. W. Brodersen, "Low-power CMOS digital design," *IEEE J. Solid-State Circuits* **27**, No. 4, 473 (Apr. 1992). DOI: [10.1109/4.126534](https://doi.org/10.1109/4.126534).
10. Andrei Pavlov, Manoj Sachdev, *CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies* (Springer, 2008). DOI: [10.1007/978-1-4020-8363-1](https://doi.org/10.1007/978-1-4020-8363-1).
11. Sung-Mo Kang, Yusuf Leblebici, *CMOS Digital Integrated Circuits: Analysis & Design*, 3rd ed. (McGraw-Hill Education, 2002).
12. Shalini Singh, Varun Sable, Vijay Singh Baghel, Shyam Akashe, "Memory device with non-volatile memory array including one FinFET one memristor (1F1M)," Ref. No. 3093/MUM/2015, Pub. 11 Sept. 2015, India.
13. Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, *Digital Integrated Circuits*, 2nd ed. (Pearson, 2003).