

Output Buffer for +3.3 V Applications in a 180 nm +1.8 V CMOS Technology

B. Mahendranath¹ and Avireni Srinivasulu^{2*}

¹Vignan University, Vadlamudi, India

²JECRC University, Jaipur, India

*ORCID: [0000-0001-6254-7990](https://orcid.org/0000-0001-6254-7990), e-mail: avireni_s@yahoo.com

Received in final form August 17, 2017

Abstract—A new output buffer realized with low-voltage (+1.8 V) devices to drive high voltage signals for +3.3 V interface, such as peripheral component interconnect extended (PCI-X) applications in a 180 nm CMOS process is proposed in this paper. As PCI-X is a +3.3 V interface, the high voltage gate–oxide stress poses a serious problem to design PCI-X I/O circuits in a 180 nm CMOS process. The performance of the proposed output buffer is examined using Cadence software and the model parameters of a 180 nm CMOS process. The experimental results have hitherto confirm that the proposed output buffer can be successfully operated at 100 MHz frequency without suffering high voltage gate–oxide overstress in the +3.3 V interface. A new level converter realized with +1.8 V devices that can convert 0/1 V voltage swing to 0/3.3 V voltage swing is also presented in this paper. The simulation results have confirmed that the proposed level converter can be operated accurately without any voltage drop. The topology, however, reports low sensitivity and has features suitable for VLSI implementation. The proposed circuits are suited for low power design without performance degradation.

DOI: 10.3103/S07352727171110061

1. INTRODUCTION

At present semiconductor device market demands manufacture of storage devices having higher operating potentiality, and this triggers another surge in the switching speed. The power consumption has become a major issue on portable electronic systems.

As a result, the level converter should have enough current to meet the requirements of transmission speed. This shows considerable current fluctuations during a short span of time (di/dt), which may raise the switching noise on the power supply lines. In case of large capacitive loads, non-negligible voltage bumps are observed on the power supply lines. These are mainly due to the inductive bond wires, package and board traces, which may result in power supply and ground–bounce (switching noise or Ldi/dt noise). This noise can also lead to data transition delay, oscillation at the end of signal transitions and cross-talk between adjacent signal lines. Moreover, it can even cause malfunctioning of the circuits that are connected to the same supply lines [1].

In order to decrease the core power supply voltage V_{DD} the thickness of the gate oxide in the semiconductor process has been scaled down. However, the board voltage V_{CC} is still kept at +3.3 or +5 V, such as PCI-X interface. Therefore, the high-voltage stress across the thin gate oxide has become a serious problem in deep submicron (DSM) processes [2]. The I/O circuit must be designed carefully to avoid the high-voltage gate–oxide stress in the mixed-voltage interface [3–9].

The remaining sections of the paper are organized as follows. The conventional level converters are presented in section 2. The new proposed level converter, output buffer and circuit description are presented in section 3 and 4. Simulation results and details of comparative conventional circuits are considered in section 5. Finally, the conclusion is drawn in section 6.

2. CONVENTIONAL LEVEL CONVERTERS

Figure 1 shows the conventional mixed-voltage tri-state output buffer, where transistors P_1 and N_1 are the I/O high-voltage (V_{CC}) devices. The voltage swing of signals IN, EN, and ENB is from GND to V_{DD} , but the voltage swing of the output signal is from GND to V_{CC} . If the board voltage V_{CC} is equal to V_{DDH} , the output stage (P_1 and N_1) can be operated without suffering high-voltage gate–oxide stress. In Fig. 1, the level

REFERENCES

1. Yingyan Lin, Xuecheng Zou, Zhaoxiao Zheng, Wenjie Huo, Xiaofei Chen, Wenjing Kang, "High-speed, low switching noise and load adaptive output buffer," *Proc. of IEEE Int. Symp. on Integrated Circuits, ISIC*, 14-16 Dec, 2009, Singapore (IEEE, 2009), pp. 280-282. URI: <http://ieeexplore.ieee.org/document/5403888/>.
2. R. S. Scott, N. A. Dumin, T. W. Hughes, D. J. Dumin, B. T. Moore, "Properties of high-voltage stress generated traps in thin silicon oxide," *IEEE Trans. Electron Devices* **43**, No. 7, 1133 (1996). DOI: [10.1109/16.502425](https://doi.org/10.1109/16.502425).
3. B. Mahendranath, A. Srinivasulu, "Analysis of two new voltage level converters with various load conditions," *Int. J. Advances Telecommunications, Electrotechnics, Signals and Systems* **2**, No. 3, 92 (2013). URI: <http://www.ijates.org/index.php/ijates/article/view/45>.
4. A. Srinivasulu and M. Rajesh, "ULPD and CPTL pull-up stages for differential cascode voltage switch logic," *J. Engineering* **2013**, Article ID 595296, 5 pages (2013). DOI: [10.1155/2013/595296](https://doi.org/10.1155/2013/595296).

5. A. B. T. Sundari and Avireni Srinivasulu, "High speed level converters with short circuit current reduction," *Int. J. Advances in Telecommunications, Electrotechnics, Signals and Systems* **3**, No. 2, 44 (2014). DOI: [10.11601/ijates.v3i2.92](https://doi.org/10.11601/ijates.v3i2.92).
6. B. Mahendranath and Avireni Srinivasulu, "Performance analysis of a new CMOS output buffer," *Proc. of IEEE Int. Conf. on Circuits, Power and Computing Technologies*, 20-21 Mar. 2013, Nagercoil, India (IEEE, 2013), pp. 752-755. DOI: [10.1109/ICCPCT.2013.6529041](https://doi.org/10.1109/ICCPCT.2013.6529041).
7. M. J. M. Pelgrom and E. C. Dijkmans, "A 3/5 V compatible I/O buffer," *IEEE J. Solid-State Circuits* **30**, No. 7, 823 (1995). DOI: [10.1109/4.391124](https://doi.org/10.1109/4.391124).
8. M.-D. Ker and C.-S. Tsai, "Design of 2.5V/5V mixed-voltage CMOS I/O buffer with only thin oxide device and dynamic N-well bias circuit," *Proc. of IEEE Int. Symp. on Circuits and Systems*, 25-28 May 2003, Bangkok, Thailand (IEEE, 2003), Vol. 4, pp. 97-100. DOI: [10.1109/ISCAS.2003.1206197](https://doi.org/10.1109/ISCAS.2003.1206197).
9. L. T. Clark, "A high-voltage output buffer fabricated on a 2V CMOS technology," *Proc. of Symp. on VLSI Circuits*, 17-19 Jun 1999, Kyoto, Japan (IEEE, 1999), pp. 61-62. DOI: [10.1109/VLSIC.1999.797236](https://doi.org/10.1109/VLSIC.1999.797236).
10. Shih-Lun Chen and Ming-Dou Ker, "An output buffer for 3.3-V applications in a 0.13- μ m 1/2.5-V CMOS process," *IEEE Trans. Circuits and Systems II: Express Briefs* **54**, No. 1, 14 (2007). DOI: [10.1109/TCSII.2006.883202](https://doi.org/10.1109/TCSII.2006.883202).
11. Chien-Cheng Yu, Wei-Ping Wang, Bin-Da Liu, "A new level converter for low-power applications," *Proc. of IEEE Int. Symp. on Circuits and Systems*, 6-9 May 2001, Sydney, Australia (IEEE, 2001), Vol. 1, pp. 113-116. DOI: [10.1109/ISCAS.2001.921801](https://doi.org/10.1109/ISCAS.2001.921801).
12. N. Otsuka and M. A. Horowitz, "Circuit techniques for 1.5-V power supply flash memory," *IEEE J. Solid-State Circuits* **32**, No. 8, 1217 (1997). DOI: [10.1109/4.604078](https://doi.org/10.1109/4.604078).
13. Y. Kanno, H. Mizuno, K. Tanaka, and T. Watanabe, "Level converters with high immunity to power-supply bouncing for high-speed sub-1-V LSIs," *Proc. of Symp. on VLSI Circuits*, 15-17 Jul. 2000, Honolulu, HI, USA (IEEE, 2000), pp. 202-203. DOI: [10.1109/VLSIC.2000.852890](https://doi.org/10.1109/VLSIC.2000.852890).
14. W.-T. Wang, M.-D. Ker, M.-C. Chiang, and C.-H. Chen, "Level shifters for high-speed 1 V to 3.3 V interfaces in a 0.13 μ m Cu-interconnection/low-k CMOS technology," *Proc. of IEEE Int. Symp. on VLSI Technology, Systems and Applications*, 18-20 Apr. 2001, Hsinchu, Taiwan (IEEE, 2001), pp. 307-310. DOI: [10.1109/VTSA.2001.934546](https://doi.org/10.1109/VTSA.2001.934546).
15. Ch. Ping-Yuan and Yu Chien-Cheng, "A voltage level converter circuit design with low power consumption," *Proc. of 6th IEEE Int. Conf. on ASIC*, 24-27 Oct. 2005, Shanghai, China (IEEE, 2005), pp. 358-359. DOI: [10.1109/ICASIC.2005.1611324](https://doi.org/10.1109/ICASIC.2005.1611324).