

Efficiency Analysis of Techniques for Weighting Elements Arrangement on the Chip of Unary Digital-to-Analog Converter

A. I. Konstantinov¹, M. S. Yenuchenko^{2*}, and A. S. Korotkov²

¹*Russian Institute of Radionavigation and Time, St. Petersburg, Russia*

²*Peter the Great Saint Petersburg Polytechnic University, St. Petersburg, Russia*

*e-mail: mixeme@outlook.com

Received in final form January 17, 2017

Abstract—The paper presents a review of realizations of the matrices of unary DAC weighting elements. A mathematical model of unary DAC taking into account the systematic error has been built. The static characteristics were simulated, and conclusions were made regarding the preferred techniques of forming the matrix of weighting elements for reducing the nonlinearity of unary DACs.

DOI: 10.3103/S0735272717050041

1. INTRODUCTION

Digital-to-analog converter (DAC) is a device for transforming a digital code, usually binary, into analog signal in the form of current or voltage proportional to the digital code value. Parallel DACs have the highest acceptance in telecommunication systems. Among the parallel DAC architectures, we can separate the three main ones: binary, unary and segmental [1, 2].

The binary architecture performs the summation/division of binary-weighted values. The number of such values is equal to the number of bits N of DAC. The control of elements is performed directly by bits of input binary code. The unary architecture performs the summation/division of equally weighted values. The weighting elements in this architecture, the number of which is equal to $2^N - 1$, have the same nominal. The control of elements is performed by the unary code, the formation of which requires the use of thermometric decoder [3]. The segmental architecture combines both architectures described above.

The main parameters of DAC include differential nonlinearity (DNL) and integral nonlinearity (INL). The manufacturing tolerance causing mismatch of values of weighting elements is one of the main causes of static nonlinearity of DAC. The use of unary architecture makes it possible to compensate the systematic component mismatch of values of weighting elements by an appropriate (hereinafter compensating) arrangement of weighting elements in the chip layout and, consequently, to reduce the static nonlinearity of DAC.

The compensating arrangement of weighting elements makes it possible to reduce the impact of systematic error and decrease the DAC nonlinearity without any additional manufacturing operations, such as postproduction adjustment or calibration of the integral circuit. An array of weighting elements located on the chip is called matrix of weighting elements. Note that since the binary architecture can be realized on elements with equal nominals, the systematic error compensating technique using the compensating arrangement of elements in matrix can be extended to all architectures of parallel DACs.

Different techniques of arrangement of weighting elements exist that differ in terms of the realization complexity and the efficiency of reducing the static nonlinearity of DAC. The arrangement techniques of weighting elements are classified by the method of systematic error compensation: with symmetric and asymmetric arrangement of elements, and by the method of weighting element formation: with and without division into parts. Table 1 presents the publications describing the techniques [4–11] corresponding to the above division into groups.

Among the specified techniques, two most common techniques can be singled out: the Lee-Lin-Kuo technique from the group of techniques with asymmetric arrangement and without division of element into parts [8] and the Palmers-Wu-Steyaert technique from the group of techniques with symmetric arrangement

REFERENCES

1. D. V. Morozov and M. S. Yenuchenko, "Digital-to-analog converters with unary and segmented architectures," *St. Petersburg State Polytechnical University Journal. Computer Science. Telecommunication and Control Systems*, No. 1, 81 (2013), http://ntv.spbstu.ru/telecom/article/T1.164.2013_13/.
2. M. S. Yenuchenko, D. V. Morozov, and M. M. Pilipko, "Eight-bit segmental digital-to-analog converter with enhanced conversion rate," in *Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem 2014* (IPPM RAN, Moscow, 2014), Part IV, pp. 67–70.
3. M. S. Yenuchenko, "Thermometric decoders for high resolution digital-to-analog converters," *Proc. of IEEE NW Russia Young Researchers in Electrical and Electronic Engineering Conf.*, EIConRusNW, 2–3 Feb. 2016 (IEEE, 2016), pp. 379–384, DOI: [10.1109/EIConRusNW.2016.7448199](https://doi.org/10.1109/EIConRusNW.2016.7448199).
4. Y. Cong, R. L. Geiger, "Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays," *IEEE Trans. Circuits and Systems II: Analog Digital Signal Processing* **47**, No. 7, 585 (2000), DOI: [10.1109/82.850417](https://doi.org/10.1109/82.850417).
5. Zhongjun Yu, Degang Chen, Randy Geiger, "1-D and 2-D switching strategies achieving near optimal INL for thermometer-coded current steering DACs," *Proc. of 2003 Int. Symp. on Circuits and Systems*, ISCAS, 25–28 May 2003 (IEEE, 2003), Vol. 1, pp. 909–912, DOI: [10.1109/ISCAS.2003.1205712](https://doi.org/10.1109/ISCAS.2003.1205712).
6. Janusz A. Starzyk, Russell P. Mohn, "Cost-oriented design of a 14-bit current steering DAC macrocell," *Proc. of 2003 Int. Symp. on Circuits and Systems*, ISCAS, 25–28 May 2003 (IEEE, 2003), Vol. 1, pp. 965–968, DOI: [10.1109/ISCAS.2003.1205726](https://doi.org/10.1109/ISCAS.2003.1205726).
7. Da-Huei Lee, Tai-Haur Kuo, Kow-Liang Wen, "Low-cost 14-bit current-steering DAC with a randomized thermometer-coding method," *IEEE Trans. Circuits and Systems—II: Express Briefs* **56**, No. 2, 137 (2009), DOI: [10.1109/TCSII.2008.2011606](https://doi.org/10.1109/TCSII.2008.2011606).
8. Da-Huei Lee, Yu-Hong Lin, Tai-Haur Kuo, "Nyquist-rate current-steering digital-to-analog converters with random multiple data-weighted averaging technique and Q^N rotated walk switching scheme," *IEEE Trans. Circuits And Systems—II: Express Briefs* **53**, No. 11, 1264 (2006), DOI: [10.1109/TCSII.2006.882355](https://doi.org/10.1109/TCSII.2006.882355).
9. Pieter Palmers, Xu Wu, Michiel Steyaert, "A 130 nm CMOS 6-bit full Nyquist 3GS/s DAC," *Proc. of IEEE Asian Solid-State Circuits Conf.*, 12–14 Nov. 2007 (IEEE, 2007), pp. 348–351, DOI: [10.1109/ASSCC.2007.4425702](https://doi.org/10.1109/ASSCC.2007.4425702).
10. Tao Zeng, Degang Chen, "New sequence switching and layout technique for high-speed high-accuracy current-steering DACs," *Proc. of IEEE 2009 National Aerospace & Electronics Conf.*, NAECON, 21–23 Jul. 2009 (IEEE, 2009), pp. 256–259, DOI: [10.1109/NAECON.2009.5426618](https://doi.org/10.1109/NAECON.2009.5426618).
11. Chun-Yueh Huang, Tsung-Tien Hou, Hung-Yu Wang, "A 12-bit 250-MHz current-steering DAC," *Proc. of 6th Int. Conf. on ASIC*, 24–27 Oct. 2005 (IEEE, 2005), Vol. 1, pp. 411–414, DOI: [10.1109/ICASIC.2005.1611348](https://doi.org/10.1109/ICASIC.2005.1611348).
12. G. A. M. Van der Plas, J. Vandenbussche, W. Sansen, M. S. J. Steyaert, G. G. E. Gielen, "A 14-bit intrinsic accuracy $Q/\text{sub } 2/$ random walk CMOS DAC," *IEEE J. Solid-State Circuits* **34**, No. 12, 1708 (1999), DOI: [10.1109/4.808896](https://doi.org/10.1109/4.808896).
13. J. Bastos, A. M. Marques, M. S. J. Steyaert, W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," *IEEE J. Solid-State Circuits* **33**, No. 12, 1959 (1998), DOI: [10.1109/4.735536](https://doi.org/10.1109/4.735536).