## INVESTIGATION OF DIGITAL SYSTEMS OF PHASE LOCKING WITH A DELAY IN THE CONTROL CIRCUIT

## B. V. Sultanov

Penza State University, Russia

## Relationships have been derived defining the conditions of local stability of digital systems of phase locking with a delay in the control circuit. The principles of calculation of such systems with a prescribed duration of transient process are developed.

The potentialities of contemporary signal microprocessors open the possibility for wide application, in communication and data transmission equipment, of digital systems of phase locking (DSPL) able to realize various digital filtering algorithms. The output signal of such systems, with the aid of an analog-digital converter (ADC), with a clock frequency satisfying Kotelnikov's condition, is converted into digital form for all subsequent information processing in DSPL. The word-length of the input ADC is chosen based on permissible quantization error, so in the analysis of such systems they are considered discrete-type.

Mathematical models of DSPL with a delay in the control circuit are formed using the respective technical realizations. Particularly, the phase discriminator represents a combination of a multiplier and a low-pass filter, the latter providing for suppression of the double-frequency mode appearing at the multiplier output [1]. Moreover, in digital modems we can find some known algorithms for adaptive echo-cancellation with tracking the frequency detuning in the remote echo signal [2], etc.

The problems associated with analysis of such systems stem from a high order of the difference equation describing them. In the work below, based on the method of *D*-partition, we investigate the local stability (stability in a small neighborhood, to be exact) of DSPL with a delay of the *N*th order. We also suggest a method of calculation of the device parameters providing for a rough equivalence of duration of the transient processes that take place in them and in similar systems without delay.

Figure 1 shows the general block diagram of DSPL, which tracks the phase of a determinate quantized input action  $u(k) = \sin(\omega_0 k + \Phi[k])$  where  $\omega_0 = 2\pi f / f_d$ , f and  $\Phi[k]$  are the relative circular frequency, frequency, and phase of the controlling oscillation, respectively;  $f_d$  is the quantization frequency; and k is the number of the signal sample.

The block diagram shown includes a phase discriminator with sinusoidal nonlinearity, providing at its output the instantaneous phase difference  $\psi[k] = \Phi[k] - \hat{\Phi}[k]$  between the controlling  $\Phi[k]$  and tuned  $\hat{\Phi}[k]$  oscillation, and contains also a delay by *N* quantization cycles and a filter with its transfer function  $H_{\Phi}(z)$ . The form of  $H_{\Phi}(z)$  is defined by the digital filtration algorithm employed in the system. For the DSPL under analysis we shall use the algorithm of the 2nd order discrete astatic system of phase adjustment described by the difference equation

$$\hat{\Phi}[k] = 2 \cdot \hat{\Phi}[k-1] - \Phi[k-2] + k1 \cdot \Delta \varphi[k-1] + k2 \cdot \Delta \varphi[k-2]$$

where  $\Delta \varphi[k] = \sin(\psi[k])$  is the signal magnitude at the phase discriminator output without taking noise into account; *k*1 and *k*2 are constant coefficients defining the system characteristics.

© 2003 by Allerton Press, Inc.

Authorization to photocopy individual items for internal or personal use, or the internal or personal use of specific clients, is granted by Allerton Press, Inc. for libraries and other users registered with the Copyright Clearance Center (CCC) Transactional Reporting Service, provided that the base fee of \$50.00 per copy is paid directly to CCC, 222 Rosewood Drive, Danvers, MA 01923.

Radioelectronics and Communications Systems Vol. 46, No. 1, 2003

## REFERENCES

1. B. I. Shakhtarin, Analysis of Locking Systems under Interference Conditions [in Russian], IPRZhR, Moscow, 1996.

2. F. Ling, Echo Cancellation, Patent of the U.S.A. No. 4813073, Int. Cl. H04L 5/14, published 4 March 1989.

3. V. F. Astapkovitch et al. Elektrosvyaz', No. 7, pp. 29–32, 1986.

4. T. F. Quatiei and G. C. O'Laery, IEEE Trans. Commun., Vol. 37, No. 6, June 1989.

5. M. I. Zhodzishskii (editor), Digital Systems of Phase Locking [in Russian], Sov. Radio, Moscow, 1980.

6. B. V. Sultanov et al., A Digital Device for Phase Locking, Author's certificate No. 1225034 (USSR), OIPOTZ, No. 14, 1986.

7. V. V. Solodovnikov (editor), Technical Cybernetics. Theory of Automatic Control, Book 1 [in Russian], Mashinostroyeniye, Moscow, 1967.

27 October 2000